Abstract-The access transistor of SRAM can suffer both positive bias temperature instability (PBTI) and hot carrier aging (HCA) during operation. The understanding of electron traps (ETs) is still incomplete and there is little information on their similarity and differences under these two stress modes. The key objective of this paper is to investigate ETs in terms of energy distribution, charging and discharging properties, and generation. We found that both PBTI and HCA can charge ETs which center at 1.4 eV below conduction band (E c ) of highk dielectric, agreeing with theoretical calculation. For the first time, clear evidences are presented that HCA generates new ETs, which do not exist when stressed by PBTI. When charged, the generated ETs' peak is 0.2 eV deeper than that of preexisting ETs. In contrast with the power law kinetics for charging the preexisting ETs, filling the generated ETs saturates in seconds, even under an operation bias of 0.9 V. ET generation shortens device lifetime and must be included in modeling HCA. A cyclic and antineutralization ETs model is proposed to explain PBTI and HCA degradation, which consists of preexisting cyclic ETs, generated cyclic ETs, and antineutralization ETs.
Insight Into Electron Traps and Their Energymetal gate/HK stack, however, has increased positive bias temperature instability (PBTI) [1] [2] [3] [4] [5] [6] [7] [8] . PBTI originates from electron traps (ETs) and one of their sources is water/hydrogen related species [9] , [10] .
In the early stage of HK development, it was reported that there are as-grown ETs above the Si conduction band edge, E c , [1] , [5] , [8] and located in the HK layer [3] , [11] . Their charging-discharging is highly dynamic: the charging and discharging completes within seconds [1] , [3] , [12] . Process optimization has made these energetically shallow ETs negligible, but PBTI is still a reliability issue, as deeper ETs are found [1] , [13] .
In addition to PBTI, such as the access transistors in an SRAM cell, also suffer from hot carrier aging (HCA) [14] . As channel length down-scales, HCA scales up and has attracted many attentions recently [14] [15] [16] [17] . It has been reported that ETs contribute substantially to HCA, especially under V g = V d [16] . However, there is little information on the similarity and differences of ETs under PBTI and HCA, leaving us the chance to investigate ETs in terms of energy distribution, charging and discharging properties, and generation.
II. DEVICES AND EXPERIMENTS Devices used are nMOSFETs, fabricated by an industrial 28-nm HK process. The channel width and length are 900 and 36 nm with HK/metal gate. C-V measurement gives a 1.2-nm equivalent oxide thickness. For nanometer MOSFETs, it has been reported that HCA is higher under V g = V d , rather than the conventional worst condition of V g = V d /2 [14] [15] [16] . V g = V d was used for HCA, therefore. All tests were at 125°C.
To probe ETs energy profile, the discharge-based technique was implemented [18] . The V g waveform is shown in Fig. 1 and the test procedure is: 1) stress the device under V g = V str for a certain time; 2) V g is then lowered to V dis0 = 0 for discharge; 3) the discharge voltage is kept for T dis , during which I d -V g curve is monitored with a logarithmic time interval; and 4) V g is then lowered further by −50 mV to another V dis and repeat step 3), until the preset V disN is reached. The ETs moving above Si E c were discharged progressively [ Fig. 1(c) ]. The threshold voltage, V th , was monitored during each discharge period under a fixed drain current of 100 nA × W/L.
One typical result is given in Fig. 2 . The discharge under V g > 0 was not measured, since our results [14] and early 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Here, we assumed that tunneling mediated through interface states was insignificant [1] . work [15] showed discharge under V dis = 0 was insignificant. The test finished at V dis = −2 V, as there is little further discharge when V dis < −1.5 V [ Fig. 2 (a) and (b)]. Fig. 2 (b) compares V th at a different discharge time. The discharge is driven mainly by V dis and there is little difference when time increases from 1 to 1000 s. This agrees well with early works that carrier tunneling completes in seconds for thin dielectric [12] , [18] . Unless stated otherwise, a discharge time of 100 s was used. The measurement itself causes little degradation.
III. ENERGY DISTRIBUTION: PBTI AND HCA

A. Extraction of ETs Energy Distribution
The data in Fig. 2 is used as a demonstration for the extraction of energy distribution. Following the early works [7] , [8] , [18] , V th is converted to Nt, the equivalent trap density at the interface of interfacial layer (IL) and HK using (1) . When V dis changes, the trap energy, E trap , at IL/HK interface is modulated against Si E c by the same amount as the potential drop over the IL, V _IL , as shown in Fig. 1(c) . 
V _IL and E trap can be calculated with (2)- (3), respectively, where E c_HK − E trap is the energy level where ETs become dischargeable at V dis
where C is the gate dielectric capacitance per unit area, V fb is the flat band voltage, s is the silicon surface potential, ε is the permittivity, and t is the thickness of dielectric. The relation between (V g − V th ) and s was calculated and the details are given in [19] . The use of (V g − V th ), rather than V g , in Fig. 3 (a) takes into account the effect of trapped charges on V _IL [20] . Following previous works [1] , [8] , a 1.2-eV conduction band offset between Si and HK was used under flat-band condition, as shown in Fig. 1(b) . By using (1)- (3) ET peaks at 1.4 eV below the HK conduction band, in agreement with early work [1] and theoretical work [21] . The dischargeable ETs become insignificant above 1.7 eV. Fig. 4 compares the ETs energy distributions when stressed by PBTI and HCA under different biases. An increase of V str for PBTI raises Dt, but the distribution shape is broadly similar with a peak ∼1.4 eV, as shown in Fig. 4(a) . For HCA in Fig. 4(b) , however, the distribution is wider and a second peak can be observed ∼1.6 eV. These two peaks of HCA suggest that there are two types of dischargeable ETs, which will be further explored in Section IV.
B. Comparison of Energy Distribution: PBTI and HCA
The ETs energy distributions of PBTI and HCA after different stress time are also compared in Fig. 5 . A similar feature can be observed: PBTI has one peak close to 1.4 eV, while two peaks for HCA with one at 1.4 eV and the other at 1.6 eV. It is interesting to note, for the longest stress time (10 ks), the peak near 1.4 eV is overwhelmed by the pull-up of the dominant peak ∼1.6 eV. The peak at 1.6 eV broadly keep constant and insensitive to stress voltages and time.
IV. ANALYSIS OF ELECTRON TRAPS A. Types of Electron Traps Under PBTI 1) Preexisting Cyclic Electron Traps:
When a relatively low gate voltage +1.5 V was applied, Stage_1 in Fig. 6(a) shows that the charged ETs can be fully discharged by applying V g = −1.8 V. The charging and discharging can be cycled by alternating V g between +1.5 and −1.8 V in both Stage_1 and Stage_3, so that these ETs will be referred to as cyclic ETs (CETs). To differentiate with CET after stress, the CET in Stage_1 is named preexisting cyclic ET (PCET) since they are already preexisting.
2) Antineutralization Electron Traps: After characterizing the PCETs, a heavy PBTI stress with V g = 2 V was applied at Stage_2. Fig. 6(a) shows that there are ETs that do not discharge even under V g = −1.8 V and they are referred to as antineutralization ETs (ANETs). The discharge reaches a clear saturation for V g < −1.5 V in Fig. 2(b) , so that ANET is well separated from CET. The energy level of ANET is deeper than ∼1.8 eV from Ec of HK, the end of range probed in Fig. 3(c) . We cannot precisely measure it since ANET does not discharge even under V g = −2 V for 1000 s. For NBTI, the term permanent component was used [22] , [23] . This can be misleading, since they are not really permanent and can be neutralized by raising temperature [22] , [24] . Therefore, the term antineutralization is preferred.
After heavy PBTI stress under V g = 2 V and discharge under −1.8 V, the biases in Stage 1 were applied again for CET measurement in Stage_3. Fig. 6(b) compares CETs in Stage_1 and Stage_3 and good agreement is obtained. This leads to the conclusion that PBTI stress does not generate new CET.
To confirm that ANET originates from ETs rather than interface states, the subthreshold swing (SS) was measured, as the generation of interface states will cause SS degradation [25] , [26] . Fig. 7 confirms that PBTI does not degrade SS. Fig. 6(a) . In Stage_1, the distribution was measured after charging PCET at V g = 1.8 V for 1 ks. Then, a heavy PBTI stress under 2 V was applied. After full discharge, in Stage_3, CET was recharged at 1.8 V and the distribution was measured again. (a) Trap density before and after the heavy PBTI stress. To further study the relation between CET and ANET, the energy distributions before and after heavy PBTI stress are compared in Fig. 8 . Despite of the different levels of ANETs, the CETs are the same. We conclude that charging CET and ANET are two independent processes. They have different origins and are different types of traps. Test procedure is similar to Fig. 6 , except that heavy PBTI was replaced by HCA. V g was alternated between +1.5 and −1. 
B. Types of Electron Traps Under HCA 1) Generated Cyclic Electron Traps:
When the heavy PBTI stress in Stage_2 of Fig. 6(a) was replaced by an HCA, Fig. 9 shows that CET clearly increases after HCA, i.e., CET > PCET in Fig. 9(b) . Since the charging conditions in Stage_1 and Stage_3 are exactly same, higher CET can only be explained by the presence of more traps. In another word, additional CET is generated by HCA, which is referred to as the generated cyclic ETs (GCETs). GCET can be characterized quantitatively from CET-PCET. Fig. 9 also shows that the overall degradation for HCA is much larger than PBTI, agreeing with earlier reported result [15] .
SS degradation in Fig. 7 suggests that HCA can also generate interface states. The contribution of generated interface states under HCA is estimated being ∼67% of ANET [25] . Fig. 10 compares the energy profiles before and after HCA. We can see in Fig. 10(c) that GCET can be well separated from original PCET. GCET has a peak ∼1.6 eV, 0.2 eV deeper than that of PCET. This, together with Figs. 4 and 5, leads to the conclusion that once the GCET is created, it can be charged not only by HCA, but also PBTI.
C. Charging Kinetics of CETs
It can be seen in Fig. 9 that GCET can be charged and discharged repeatedly. The energy profiles were extracted from discharging and we will examine the charging kinetics in this section. After each prespecified charging time, PCET was measured from the discharged amount by applying V g = −1.8 V for 100 s, as shown in Fig. 6(a) . Fig. 11(a) shows the PCET against charging time under different filling V g . As expected, PCET is V g accelerated and follow a power law. To generate GCET, an HCA stress was used. The same filling V g used in Fig. 11(a) was then applied in Fig. 11(b) . Two differences can be observed: 1) higher starting degradation gives a smaller time exponent and 2) PCET+GCET is weakly V g -acceleration. This can be explained by Fig. 11(c) . The GCET already reaches saturation within seconds, i.e., the first measurement point. It supports that GCET and PCET are different types of defects.
To further explore the difference, Fig. 12 shows PCET and GCET dependencies on charging V g at a fixed 1.1-ks filling time. GCET is one order of magnitude higher than PCET at operation voltage of 0.9 V. In addition, GCET rises with filling V g initially and saturates when V g > 1.5 V. However, no saturation is observed for PCET.
D. Cyclic and Antineutralization ETs Model
Based on the defects property, a new new cyclic and antineutralization model (CAM) framework for ETs is proposed in Fig. 13 , consisting of three types of ETs: PCET, GCET, and ANET.
The charged PCET locates in the energy range of 1.2-1.6 eV, and its peak is ∼1.4 eV, as shown in Fig. 8(c) , so that their discharge/recovery under V g = 0 is insignificant. The PCET charging is negligible under V g = 0.9 V, suggesting that the uncharged PCET has energy levels above 1.1 eV. As a result, when charging-discharging is cycled, their energy level also alternates [27] between two wells, as shown in Fig.  13(b) . Through a relaxation/reconfiguration process, a charge most likely transit from a shallow well into a deep well for stable trapping. The energy barrier between the two wells controls the relaxation/reconfiguration rate and in turn, the trapping rate. One may speculate that the power law charging kinetics results from a spread of the barrier height. PCET is preexisting and can be charged by both PBTI and HCA.
GCET is only generated by HCA. One may speculate that they are created through the bombardment of hot carriers. The bombardment also creates interface states and GCET can be close to the substrate interface, where bombardment is most effective. The detailed generation process remains unknown. Once generated, GCET can be charged by PBTI as well.
The charged GCET is deeper than PCET in energy, peaks ∼1.6 eV. Like PCET, its energy level also reduces after charging. Energy level of neutral GCET is lower than PCET, resulting in substantial filling even under the operation V g = 0.9 V. GCET saturates around V g ∼ +1.5 V and the saturation is reached in seconds. One may speculate that the barrier between the two wells is negligible, as shown in Fig. 13(c) , so that charging rate is controlled by carrier fluency, similar to fill the generated traps in SiO 2 [28] and as-grown shallow ETs above Si E c in early HK stacks [12] , where saturation is reached rapidly.
ANET cannot be discharged even under V g = −2 V, indicating their energy levels are below 1.8 eV. ANET is the only antineutralization defects under PBTI stress, but HCA also creates interface states that are charged when nMOSFET is switched ON. V. CONCLUSION This paper investigates the similarity and difference of ETs under PBTI and HCA, in terms of energy distributions, charging and discharging properties, and trap generation. A CAM has been proposed for ETs, consisting of PCETs, GCET, and ANETs. CETs can be repeatedly charged and discharged by alternating V g polarity. After charging, their energy level is reduced probably through a relaxation/reconfiguration process.
There is a clear CET generation process under HCA, but not under PBTI. Charged PCET peaks at ∼1.4 eV below the HK conduction band, while the generated GCET is 0.2 eV deeper than the PCET when charged. In contrast with the power law kinetics for charging PCET, GCET filling saturates in seconds, supporting that they have different origins. For the first time, we reported that GCET can be filled substantially under an operation bias of 0.9 V. Therefore, GCETs must be considered in circuit modeling. Results also show that ANET is below 1.8 eV. ANET has no effects on CETs and they originates from different types of defects.
